Autonomic Thread Parallelism and Mapping Control for Software Transactional Memory

Naweiluo Zhou 1, 2, 3
2 CORSE - Compiler Optimization and Run-time Systems
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
3 CTRL-A - Control techniques for Autonomic, adaptive and Reconfigurable Computing systems
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
Abstract : Parallel programs need to manage the trade-off between the time spent in synchronisation and computation. The trade-off is significantly affected by the number of active threads. High parallelism may decrease computing time while increase synchronisation cost. Furthermore, thread placement on different cores may impact on program performance, as the data access time can vary from one core to another due to intricacies of its underlying memory architecture. Therefore, the performance of a program can be improved by adjusting its parallelism degree and the mapping of its threads to physical cores. Alas, there is no universal rule to decide them for a program from an offline view, especially for a program with online behaviour variation. Moreover, offline tuning is less precise. This thesis presents work on dynamical management of parallelism and thread placement. It addresses multithread issues via Software Transactional Memory (STM). STM has emerged as a promising technique, which bypasses locks, to tackle synchronisation through transactions. Autonomic computing offers designers a framework of methods and techniques to build autonomic systems with well-mastered behaviours. Its key idea is to implement feedback control loops to design safe, efficient and predictable controllers, which enable monitoring and adjusting controlled systems dynamically while keeping overhead low. This dissertation proposes feedback control loops to automate management of threads at runtime and diminish program execution time.
Document type :
Theses
Complete list of metadatas

Cited literature [82 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/tel-01408450
Contributor : Abes Star <>
Submitted on : Wednesday, January 10, 2018 - 2:06:07 PM
Last modification on : Tuesday, April 2, 2019 - 2:52:14 AM
Long-term archiving on : Wednesday, May 23, 2018 - 5:07:13 PM

File

ZHOU_2016_diffusion.pdf
Version validated by the jury (STAR)

Identifiers

  • HAL Id : tel-01408450, version 2

Citation

Naweiluo Zhou. Autonomic Thread Parallelism and Mapping Control for Software Transactional Memory. Logic in Computer Science [cs.LO]. Université Grenoble Alpes, 2016. English. ⟨NNT : 2016GREAM045⟩. ⟨tel-01408450v2⟩

Share

Metrics

Record views

257

Files downloads

131